


Content Indexing

PDF
Number of pages

01.Index	-----1
02.Change List	-----2
03.Block Diagram	-----3
05.Power tree-RK805-1	-----4
07.System Power-PMIC RK805-1	-----5
08.RK3328 Power	-----6
09.RK3328 OSC/PLL/OTP/SARADC	-----7
10.RK3328 DDR Controler	-----8
11.RK3328 eMMC Controler/TF	-----9
12.RK3328 USB2 PHY/USB3 PHY	-----10
13.RK3328 SDIO/UART/I2C/I2S/IR	-----11
14.RK3328 HDMI PHY	-----12
15.RK3328 AV Interface	-----13
16.RK3328 FEPHY	-----14
17.RAM DDR3 2x16bit	-----15
18.RAM DDR3 4x16bit-option	-----16
20.RAM DDR4 4x8bit-support-4GB-option	-----17
21.TF/SD Card	-----18
23.Flash-eMMC	-----19
25.USB Port	-----20
26.HDMI OUT Port	-----21
28.S/PDIF Port	-----22
29.AV OUT Port	-----23
30.10/100M-Embed PHY	-----24
32.10/100/1000M-ExternalPHY-option	-----25
35.Debug UART2	-----26
37.WIFI+BT_1T1R	-----27
38.WIFI+BT_2T2R-option	-----28
39.WIFI+BT_USB_2T2R-option	-----29

RK3328 BOX Ref



Bill of Materials

Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:





{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}


Note:


Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted


Version	Date	Author	Change Note	Approved
v1.0	20170224	ZDZ	First edictor	







VCC_SYS



	DDR3	DDR3L	DDR4
VCC_DDR	1.527V	1.353V	1.2V
R725	100K 1%	47K 1%	51K 1%
R726	110K 1%	68K 1%	100K 1%

U800A

OSC

XOUT24M

T1

R900

1

2

22R

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C901

12pF

C0G

50V

C0402

1

2

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

1


2

5%


R0402

1

5%




RK3328
BGA395_14R00X14R00X1R24




Fuzhou Rockchip Electronics


Project:	RK3328_BOX_REF		
File:	RK3328 DDR Controler		
Date:	Friday, February 24, 2017	Rev:	V1.0
Designed by:	Zhangdz	Sheet:	8 of 29






Fuzhou Rockchip Electronics

Project: RK3328_BOX_REF			
File: RK3328 eMMC Controler/TF			
Date:	Friday, February 24, 2017	Rev:	V1.0
Designed by:	Zhangdz	Sheet:	9 of 29



 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_REF		
File:	RK3328 USB2 PHY/USB3 PHY		
Date:	Friday, February 24, 2017	Rev:	V1.0
Designed by:	Zhangdz	Sheet:	10 of 29




Note:
以太网配置选择和WIFI,BT配置选择


1: 只需100M以太网时, 使用内置的100M PHY
WIFI,BT可以选择
SDMMC1 WIFI和UART0 BT
或SDMMC1 WIFI和USB BT
或SDMMC0EXT WIFI和USB BT
或USB WIFI和USB BT。


2: 需要1000M以太网时, 需外接1000M PHY
WIFI,BT可以选择
USB WIFI和USB BT。
或SDMMC0EXT WIFI和USB BT
这个配置下, 可以支持双网口,
内置的100M以太网也可以同时用。


3: 需双100M以太网时,
一个用内置的100M PHY
另一个用外置的100M PHY (接GMAC IO上)
WIFI,BT可以选择
SDMMC1 WIFI和UART1 BT
或SDMMC1 WIFI和USB BT
或SDMMC0EXT WIFI和USB BT
或USB WIFI和USB BT。




Note:
SDIO1+UART0和GMAC的IO是复用的。
二选一








 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_REF		
File:	RK3328 AV Interface		
Date:	Friday, February 24, 2017	Rev:	V1.0
Designed by:	Zhangdz	Sheet:	13 of 29




Embed FEPHY

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_REF		
File:	RK3328_FEPHY		
Date:	Friday, February 24, 2017	Rev:	V1.0
Designed by:	Zhangdz	Sheet:	14 of 29




4x16bit DDR3






Note:
DDR data rate>=1600Mb/s


DDR3 FILTER






4x8bit DDR4




>>SDMMC0_D0
 >>SDMMC0_D1
 >>SDMMC0_D2/JTAG_TCK
 >>SDMMC0_D3/JTAG_TMS
 >>SDMMC0_CMD
 >>SDMMC0_CLK
 <<SDMMC0_DET
 >>SDMMC0_PWREN















SDMMC0_D2/JTAG_TCK 1 2 R2106 22R 5% R0402
 SDMMC0_D3/JTAG_TMS 1 2 R2104 22R 5% R0402
 SDMMC0_CMD 1 2 R2105 22R 5% R0402
 SDMMC0_CLK 1 2 R2107 22R 5% R0402
 SDMMC0_D0 1 2 R2108 22R 5% R0402
 SDMMC0_D1 1 2 R2109 22R 5% R0402
 SDMMC0_DET 1 2 R2110 22R 5% R0402





TF Card

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_REF		
File:	TF/SD Card		
Date:	Friday, February 24, 2017	Rev:	V1.0
Designed by:	Zhangdz	Sheet:	18 of 29








 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_REF		
File:	HDMI OUT Port		
Date:	Friday, February 24, 2017	Rev:	V1.0
Designed by:	Zhangdz	Sheet:	21 of 29




Optical SPDIF OUT




Coaxial SPDIF OUT




AV OUT








>>>VDAC_OUT
 >>>AOL
 >>>AOR
 >>>MUTE_CTL




2-Vrms Audio Line Driver








 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_REF		
File:	AV OUT Port		
Date:	Tuesday, March 07, 2017	Rev:	V1.0
Designed by:	Zhangdz	Sheet:	23 of 29







请靠近CPU放置。



1X1 WIFI
 AP6181/AP6212/AP6330/AP6335/RTL8189FTV
 RTL8723BS/XZ3538/XZ3660

OPTION	WIFI				BT	Crystals	VDDIO
	a	b/g/n	ac	5GHz			
AP6181	No	Yes	No	No	No	26MHz	1.71-3.6V
AP6212	No	Yes	No	No	Yes	26MHz	1.71-3.6V
XZ3538	No	Yes	No	No	Yes	26MHz	1.71-3.6V
AP6330	Yes	Yes	No	Yes	Yes	26MHz	1.2-2.9V
XZ3660	Yes	Yes	No	Yes	Yes	26MHz	1.2-2.9V
AP6335	Yes	Yes	Yes	Yes	Yes	37.4MHz	1.71-3.63V
RTL8189FTV MODULE	No	Yes	No	No	No	40MHz On the module	3.3V
RTL8723BS	No	Yes	No	No	Yes		1.71-3.63V

OPTION	1	2	3	4	5
AP6181	Yes	Yes	No	Yes	
AP6212	Yes	Yes	No	Yes	
AP6330	Yes	Yes	No	Yes	
AP6335	Yes	Yes	Yes	Yes	
RTL8189FTV MODULE	No	No	No	No	
RTL8723BS	No	No	No	Yes	

